Ubicación: Global + English
Global Global Algérie Français Algeria English Angola Português Angola English Argentina Español Argentina English Australia English Austria Deutsch Austria English Azerbaijan English Azerbaijan Русский Bahrain English Bangladesh English Belgium English Belgium Français Belgium Nederlands Brazil Português Brazil English Bulgaria български Bulgaria English Cameroon English Cameroon Français Canada English Canada Français Chile Español Chile English China 中文 China 日本語 China English Colombia Español Colombia English Croatia English Czech Republic Čeština Czech Republic English Denmark English Djibouti English Ecuador Español Ecuador English Egypt English Estonia English Ethiopia English Finland Suomi Finland English France Français France English Georgia English Georgia Русский Germany Deutsch Germany English Ghana English Greece Ελληνικά Greece English Guatemala Español Guatemala English Hong Kong, China English Hong Kong, China 中文 Hungary Magyar Hungary English India English Indonesia English Iraq English Ireland English Italy Italiano Italy English Ivory Coast Français Ivory Coast English Japan 日本語 Japan English Jordan English Kazakhstan Русский Kazakhstan English Kenya English Kuwait English Kyrgyzstan Русский Kyrgyzstan English Latvia English Lithuania English Malaysia English Mauritius English Mauritius français (Maurice) Mexico Español Mexico English Moldova Română Moldova English Mongolia English Morocco English Morocco Français Mozambique Português Mozambique English Netherlands Nederlands Netherlands English New Zealand English Nigeria English Norway English Oman English Pakistan English Paraguay Español Paraguay English Peru Español Peru English Philippines English Poland Polski Poland English Portugal Português Portugal English Qatar English Republic of Korea 한국어 Republic of Korea English Romania Română Romania English Saudi Arabia English Serbia Српски Serbia English Singapore English Slovakia English Slovenia English South Africa English Spain English Spain Español Sri Lanka English Sweden English Switzerland Deutsch Switzerland Français Switzerland Italiano Switzerland English Tanzania English Thailand ไทย Thailand English Togo English Togo Français Tunisia English Tunisia Français Türkiye Türkçe Türkiye English Turkmenistan Русский Turkmenistan English Ukraine Українська Ukraine English United Arab Emirates English United Kingdom English Uruguay Español Uruguay English USA English Uzbekistan English Uzbekistan Русский Vietnam Tiếng Việt Vietnam English

Semiconductor device decapsulation testing is a critical failure analysis and quality verification technique that removes the outer packaging of integrated circuits to expose the internal die, bond wires, and metallization layers for detailed inspection. This process enables engineers to identify manufacturing defects, verify die authenticity, and diagnose root causes of device failure without damaging sensitive internal structures. Understanding the available decapsulation methods—from wet chemical etching to laser-assisted techniques—is essential for laboratories, semiconductor manufacturers, and electronics quality assurance teams seeking reliable component-level analysis.

Technical Overview

Semiconductor device decapsulation testing, also referred to as decap analysis or package opening, is a destructive physical analysis procedure designed to expose the internal structures of a packaged semiconductor device while preserving the die surface, interconnects, and metallization for subsequent examination. The decapsulation process is typically the gateway step in a comprehensive failure analysis workflow, enabling downstream techniques such as optical microscopy, scanning electron microscopy (SEM), energy-dispersive X-ray spectroscopy (EDS), focused ion beam (FIB) cross-sectioning, and electrical probing of the exposed die.

Modern semiconductor packages vary widely in construction, including plastic encapsulated devices with epoxy molding compounds, ceramic hermetic packages, metal can packages, and advanced formats such as ball grid arrays (BGA), quad flat no-lead (QFN) packages, chip-scale packages (CSP), and flip-chip assemblies. Each package type presents unique challenges for decapsulation, requiring careful selection of method, chemistry, and process parameters to avoid introducing artificial damage that could be misinterpreted as a genuine failure mechanism.

The procedure is governed by established industry practices and referenced within frameworks such as MIL-STD-883 test methods, JEDEC JESD22 series guidelines, and IEC 60749 standards for semiconductor device mechanical and climatic test methods. Accredited third-party laboratories routinely perform decapsulation testing as part of component qualification, counterfeit detection, supplier evaluation, and root cause failure analysis programs.

Testing Samples

Integrated Circuits in Plastic Packages

Plastic encapsulated microcircuits (PEMs) represent the largest category of decapsulation samples, including operational amplifiers, microcontrollers, memory devices, ASICs, and logic ICs packaged in DIP, SOP, QFP, QFN, SOIC, and BGA formats. These devices use epoxy-based molding compounds filled with silica, which can be dissolved using heated fuming acids while leaving the silicon die and gold or copper bond wires intact.

Discrete Semiconductor Devices

Diodes, Schottky rectifiers, bipolar transistors, MOSFETs, IGBTs, and thyristors are frequently submitted for decapsulation to examine die attach quality, wire bond integrity, and junction damage following electrical overstress or thermal cycling events.

Hermetic and Ceramic Packages

Metal lid and ceramic packages, including side-brazed ceramic DIPs, pin grid arrays (PGA), and CERDIP configurations, require mechanical lid removal techniques such as milling, grinding, or shearing rather than chemical etching, since the enclosure materials are not dissolved by standard acid chemistries.

Advanced and Multi-Die Packages

Stacked-die devices, system-in-package (SiP) modules, wafer-level packages, and flip-chip devices with solder bump interconnects demand specialized approaches, including precise localized etching, plasma desmearing, or combination laser-plus-chemical processes to expose multiple die surfaces and interposer structures.

Testing Items

Following decapsulation, a range of analytical objectives can be addressed depending on the client's requirements:

  • Die surface inspection for passivation cracks, corrosion, metallization migration, and EOS/ESD damage signatures
  • Wire bond evaluation including bond lift, necking, intermetallic formation, and bond cratering beneath pads
  • Die authenticity verification comparing die markings, layout geometry, and manufacturer logos against genuine reference devices
  • Die attach and backside inspection for voids, delamination, and solder or epoxy attachment anomalies
  • Metallization and interconnect corrosion analysis with elemental identification of contaminants
  • Preparation for cross-sectional analysis of specific die regions using FIB or mechanical polishing
  • Confirmation of internal construction against datasheet claims for counterfeit component screening
  • Direct electrical probing of die-level circuit nodes to isolate leakage paths and parametric failures

Testing Methods

Wet Chemical Decapsulation

Wet chemical etching remains the most widely used decapsulation technique for plastic packages. Concentrated fuming nitric acid or fuming sulfuric acid is applied at controlled temperatures, typically between 60 and 150 degrees Celsius depending on the molding compound formulation. Automated drip etch systems dispense acid onto a precisely positioned cavity milled into the package surface, dissolving the epoxy above the die while continuously flushing reaction byproducts. Nitric acid offers faster etch rates and cleaner residue removal, whereas sulfuric acid is preferred for packages containing copper wire bonds or sensitive low-k dielectric structures because it is less aggressive toward exposed metals. Process optimization involves balancing etch time, acid temperature, and drip rate to achieve complete die exposure without wire bond attack.

Plasma Decapsulation

Plasma etching uses ionized oxygen or fluorine-based gas chemistry to remove encapsulant material in a fully dry process. Although significantly slower than wet chemistry, plasma decapsulation produces no liquid waste, exerts no mechanical stress, and offers exceptional selectivity that preserves delicate bond wires, fine-pitch aluminum bond pads, and dielectrics. It is the preferred method for copper-wire devices, gallium arsenide components, and any application where residual acid ions would compromise subsequent surface analysis.

Laser Decapsulation

Laser-based systems use pulsed, focused infrared or ultraviolet laser energy to ablate the molding compound in a programmable pattern. Laser ablation rapidly removes the bulk of the encapsulant with micrometer-scale positional accuracy, and it is commonly combined with a brief final chemical or plasma clean to remove the last layers of resin without contacting the die. This hybrid approach minimizes chemical exposure, reduces processing time, and is particularly effective for large-area BGA packages and devices requiring only localized window opening.

Mechanical Decapsulation

Mechanical methods, including precision milling, jet cutting, shearing, and manual grinding, are applied to hermetic packages, ceramic devices, and metal can components. Mechanical techniques are also used to thin the molding compound from the top surface of plastic packages before chemical etching begins, which reduces total acid consumption and shortens process time.

Post-Decapsulation Analysis

After the die is exposed, verification of decapsulation quality is performed using stereomicroscopy and metallurgical microscopy at high magnification. SEM imaging provides nanometer-scale resolution of surface features, while EDS mapping identifies foreign elements and corrosion products. Results are documented with photographic evidence and compared against acceptance criteria agreed with the client or specified in relevant test method standards.

Applications

  • Failure analysis of field-returned components to determine whether failures originated from electrical overstress, electrostatic discharge, contamination, or manufacturing defects
  • Counterfeit and fraudulent component detection by verifying die markings, internal construction, and manufacturer identification against authorized distribution records
  • New product qualification support and construction analysis during incoming inspection of first articles from new suppliers
  • Process improvement feedback for packaging lines, including evaluation of wire bond consistency and die attach void rates
  • Competitive benchmarking and construction analysis studies for design engineering teams
  • Insurance, litigation, and warranty investigation support requiring documented physical evidence of component condition
  • Research and development verification of novel packaging materials and stacked-die assembly processes

FAQ

Is decapsulation a destructive test?

Yes. Decapsulation permanently removes the package enclosure, and the device cannot be returned to service afterward. For this reason, decapsulation is generally performed on sample quantities or failed units rather than on entire production lots, and non-destructive screening methods such as X-ray inspection and acoustic microscopy are often applied first to prioritize candidates.

Can the device still be electrically tested after decapsulation?

In many cases, yes. When the decapsulation process is carefully controlled, the die and bond wires remain electrically functional, allowing die-level probing, curve tracing, and parametric measurements that are impossible on fully packaged devices. However, post-decap electrical testing requires cleanroom handling and may be limited by the removal of certain protective structures.

How do laboratories decide between acid, plasma, and laser methods?

Method selection depends on the package material, internal wire bond metal, die technology, and analytical objectives. Copper wire bonds and sensitive metallizations typically call for plasma or laser-assisted processing, while robust gold-wire plastic packages are efficiently handled with nitric acid etching. Accredited third-party laboratories evaluate each sample individually and select parameters that preserve the evidence needed for the requested analysis.

What sample preparation is required before submission?

Devices should be submitted in their original condition without prior cleaning, soldering, or rework, since these actions can destroy critical evidence. Providing the package marking, datasheet, failure history, and any X-ray or acoustic images available helps the laboratory select the optimal decapsulation window location and process parameters.

How long does a typical decapsulation analysis take?

Standard wet chemical decapsulation of a single plastic-packaged device can often be completed within one to two hours, while plasma processing may require several hours to overnight depending on encapsulant volume. Full failure analysis programs combining decapsulation with microscopy, SEM/EDS, and cross-sectioning typically require three to ten business days depending on complexity.

Which standards govern decapsulation and subsequent internal inspection?

Decapsulation and internal visual inspection practices are aligned with frameworks including MIL-STD-883 test method standards for microcircuits, JEDEC JESD22 publication series, and IEC 60749 procedures. Test reports from accredited third-party laboratories reference the applicable method conditions, equipment used, and photographic documentation to ensure traceability and repeatability.